Thursday, 22 October 2015

SPICE simulation of voltage multiplier using log and antilog amplifier



I am trying to simulate a voltage multiplier circuit for positive DC input using logarithmic amplifiers and inverting adder implemented by op-amps(uA-741) and non-ideal diodes. The first stage takes the natural log of two inputs, which is summed by the inverting adder in the second stage, inverted using a unity gain inverting stage, and finally sent to an antilog stage to get the product of two signals. I have no problem with the temperature-dependency of the configuration and so am trying to keep it simple.


The circuit seems fine until the last stage, where the forward biased diode forces a voltage differential(about 433 mV) between the two input terminals of the op-amp thus saturating the output. This is obviously happening because the input to the exponential stage is too high.


I am aware there was a similar problem posed in the following link: Analog multiplier using logarithmic and anti-logarithmic opamp issue


However, the poster could not provide sufficient information about his inputs, component models etc. to get a proper answer. Someone suggested raising the resistances which for me has failed to solve the problem. Thanks in advance. pspice simulation of analog multiplier




No comments:

Post a Comment

arduino - Can I use TI's cc2541 BLE as micro controller to perform operations/ processing instead of ATmega328P AU to save cost?

I am using arduino pro mini (which contains Atmega328p AU ) along with cc2541(HM-10) to process and transfer data over BLE to smartphone. I...