I have 2 ICs working at 9 gbps. Output of 1 IC is differential CML pair and it goes as input to other IC. On PCB layout, if both ICs are placed on top (component) layer, one ICs positive pin is in front of negative pin of other IC hence positive and negative pins nets are making cross. How can these nets carrying 9 gbps differential CML signal making a cross can be routed? Is making vias a good option to go to another layer?
Wednesday, 16 April 2014
pcb design - high speed differential nets crossing on PCB
Subscribe to:
Post Comments (Atom)
-
Can you please give me a definition, or at least a more specific context, of the term "point-of-load" converter/regulator? I have ...
-
My input is an FM carrier of 80.00MHz. It is FM modulated with 625kbpsec data. The deviation from carrier is about +/-700kHz. The data never...
-
My application has a small device, which draws about a watt, and is powered through a small dynamo, backed by a battery: The dynamo generate...
-
Related question: Ceramic capacitors: how to read 3-digit markings? I have some ceramic capacitors with a 2-digit marking. How to read them?...
-
Looking at all the various schematics of op amps, regulators, etc. I see lots of multicollector or multiemitter BJTs (and why no multibase?)...
-
It is well understood that if you have a device that uses a Lithium-Ion battery, and if the battery starts to bulge, then something is wrong...
-
I'm having an issue with my Silicon Photomultiplier (SiPM) feedback circuit. The output is not behaving as expected. My board schematic ...
No comments:
Post a Comment