While reading this document on power supply design for desktop platform ,I came across the specific hold-up time of minimum of 16ms in page 25 (See section 3.2.9 and table 20). Why is this adherance to 16ms important? Is it because that is the maximum time that UPS takes to power on in case of a power failure?I assumed that it takes exactly one cycle(60Hz frequency operation in case of 16ms) for UPS to power-on.Is my assumption correct?
Subscribe to:
Post Comments (Atom)
-
In all the texts I encountered so far, I find the following pole-zero diagram example for an RLC series circuit: The transfer function for t...
-
As asynchronous serial communication is widely spread among electronic devices even nowadays, I believe many of us have encountered such a q...
-
I am currently working on a simple circuit involving logic gates in Proteus ISIS from Labcenter. By default, the power pins are hidden. You ...
-
Translation: Find the supplied power from the 4V Source using meshes method I proposed five equations related with the circuit but I only fi...
-
I am building a battery-powered uC circuit with an RGB LED. The LED is common cathode, so the circuit for switching the LED elements has to ...
-
Here's what I have so far but I'm stuck with what to do for the f values for the last two and whether the if statement syntax is cor...
-
I am designing and building circuits which use 100Mb/s on a Low Voltage Differential Signaling (LVDS) bus. Some of these signals need to tra...
No comments:
Post a Comment