While reading this document on power supply design for desktop platform ,I came across the specific hold-up time of minimum of 16ms in page 25 (See section 3.2.9 and table 20). Why is this adherance to 16ms important? Is it because that is the maximum time that UPS takes to power on in case of a power failure?I assumed that it takes exactly one cycle(60Hz frequency operation in case of 16ms) for UPS to power-on.Is my assumption correct?
Subscribe to:
Post Comments (Atom)
-
operational amplifier - What is the advantage of the inverting opamp circuit over non-inverting one?Op amp circuits are designed to achieve a specific gain regardless of the differences between individual op amps. One very common circuit ha...
-
Related question: Ceramic capacitors: how to read 3-digit markings? I have some ceramic capacitors with a 2-digit marking. How to read them?...
-
I'm having an issue with my Silicon Photomultiplier (SiPM) feedback circuit. The output is not behaving as expected. My board schematic ...
-
Can you please give me a definition, or at least a more specific context, of the term "point-of-load" converter/regulator? I have ...
-
My input is an FM carrier of 80.00MHz. It is FM modulated with 625kbpsec data. The deviation from carrier is about +/-700kHz. The data never...
-
My application has a small device, which draws about a watt, and is powered through a small dynamo, backed by a battery: The dynamo generate...
-
Looking at all the various schematics of op amps, regulators, etc. I see lots of multicollector or multiemitter BJTs (and why no multibase?)...
No comments:
Post a Comment