While reading this document on power supply design for desktop platform ,I came across the specific hold-up time of minimum of 16ms in page 25 (See section 3.2.9 and table 20). Why is this adherance to 16ms important? Is it because that is the maximum time that UPS takes to power on in case of a power failure?I assumed that it takes exactly one cycle(60Hz frequency operation in case of 16ms) for UPS to power-on.Is my assumption correct?
Subscribe to:
Post Comments (Atom)
-
I'm having an issue with my Silicon Photomultiplier (SiPM) feedback circuit. The output is not behaving as expected. My board schematic ...
-
In all the texts I encountered so far, I find the following pole-zero diagram example for an RLC series circuit: The transfer function for t...
-
As asynchronous serial communication is widely spread among electronic devices even nowadays, I believe many of us have encountered such a q...
-
I am currently working on a simple circuit involving logic gates in Proteus ISIS from Labcenter. By default, the power pins are hidden. You ...
-
being from a CS background I am a complete noob at this. I'll keep this short. I have a couple of 18650 batteries that i salvaged from a...
-
I have a transformer based AC fan controller (rated for 230V input) with five output steps ( 230V(5) - 200V(4) - 160V(3) - 140V(2) - 125V(1)...
-
Can I rotate the components and the board at once? I try hold click + Space bar but it just rotates the component only. Say I already have a...
No comments:
Post a Comment