Tuesday, 2 September 2014

adc - What does "limit cycle" mean in delta-sigma modulator?


Could anyone explain limit cycle related spurious tones? It is stated that a higher order modulator is better than low level one because of limit cycle related spurious tones, but I don't have picture of the limit cycle. Does it mean the tones in DC input and this tones in DC with period appear to be an increasing high frequency tones?




No comments:

Post a Comment

arduino - Can I use TI's cc2541 BLE as micro controller to perform operations/ processing instead of ATmega328P AU to save cost?

I am using arduino pro mini (which contains Atmega328p AU ) along with cc2541(HM-10) to process and transfer data over BLE to smartphone. I...