The image below shows a extremely simplified circuit diagram. I do understand the logic behind that. 
However, the other image(below) is the one i dont understand. It shows a circuit diagram implementing the NAND gate. I do understant how the NAND gates works. However i dont understand the circuit on the left of the image. The truth table shows the correct output of a NAND gate, however, based on the circuit diagram on the left of the image, if A and B is 0 shouldnt the output for Y be 0 as well. I dont understand the symbol beside the Alphabets as well. I dont know how the current in the circuit diagram is flowing as well. Would anyone care to explain how this works? Thank you. 
Friday, 12 September 2014
transistors - Implementation of NAND gate
Subscribe to:
Post Comments (Atom)
-
In all the texts I encountered so far, I find the following pole-zero diagram example for an RLC series circuit: The transfer function for t...
-
As asynchronous serial communication is widely spread among electronic devices even nowadays, I believe many of us have encountered such a q...
-
I am currently working on a simple circuit involving logic gates in Proteus ISIS from Labcenter. By default, the power pins are hidden. You ...
-
Translation: Find the supplied power from the 4V Source using meshes method I proposed five equations related with the circuit but I only fi...
-
I am building a battery-powered uC circuit with an RGB LED. The LED is common cathode, so the circuit for switching the LED elements has to ...
-
Here's what I have so far but I'm stuck with what to do for the f values for the last two and whether the if statement syntax is cor...
-
I am designing and building circuits which use 100Mb/s on a Low Voltage Differential Signaling (LVDS) bus. Some of these signals need to tra...
No comments:
Post a Comment